

### Intel® Advisor XE Future Release

Threading Design & Prototyping Vectorization Assistant





### Parallel is the Path Forward

Intel® Xeon® and Intel® Xeon Phi™ Product Families are both going parallel








Intel® Xeon Phi™ coprocessor Knights Corner	Intel® Xeon Phi™ processor & coprocessor Knights Landing <sup>1</sup>
61	72
244	288
512	512

### More cores → More Threads → Wider vectors

<sup>\*</sup>Product specification for launched and shipped products available on ark.intel.com.

<sup>1.</sup> Not launched or in planning.

# Don't use a single Vector lane!




To fully utilize the hardware you need to:

- Parallelize and
- Vectorize

**Optimization Notice** 

## How much potential lies untapped today?



#### Parallel + Vectorized is <u>much</u> faster than either one alone

Software and workloads used in performance tests may have been optimized for performance only on Intel microprocessors. Performance tests, such as SYSmark and MobileMark, are measured using specific computer systems, components, software, operations and functions. Any change to any of those factors may cause the results to vary. You should consult other information and performance tests to assist you in fully evaluating your contemplated purchases, including the performance of that product when combined with other products. For more information go to <a href="http://www.intel.com/performance">http://www.intel.com/performance</a>

# Permission to design for all lanes

Threading and Vectorization



Intel Advisor XE:	Threading	Vectorization
Today	$\checkmark$	
Future	$\checkmark$	$\checkmark$

# Data Driven Threading Design


### Intel® Advisor XE – Thread Prototyping

#### Have you:

- Tried threading an app, but seen little performance benefit?
- Hit a "scalability barrier"? Performance gains level off as you add cores?
- Delayed a release that adds threading because of synchronization errors?

#### Breakthrough for threading design:

- Quickly prototype multiple options
- Project scaling on larger systems
- Find synchronization errors before implementing threading
- Separate design and implementation -Design without disrupting development



Part of Intel® Parallel Studio
For Windows\* and Linux\* From \$1,599

"Intel® Advisor XE has allowed us to quickly prototype ideas for parallelism, saving developer time and effort"

Simon Hammond Senior Technical Staff **Sandia National Laboratories** 

Add Parallelism with Less Effort, Less Risk and More Impact



# Data Driven Vectorization Design

Intel® Advisor XE – Vectorization Advisor (future release)




#### Have you:

- Recompiled with AVX2, but seen little benefit?
- Wondered where to start adding vectorization?
- Recoded intrinsics for each new architecture?
- Struggled with cryptic compiler vectorization messages?

#### Breakthrough for vectorization design

- What vectorization will pay off the most?
- What is blocking vectorization and why?
- Are my loops vector friendly?
- Will reorganizing data increase performance?
- Is it safe to just use pragma simd?



# More Performance Fewer Machine Dependencies

### Vectorization Advisor

Providing the data you need for high impact vectorization

Compiler diagnostics + Performance Data = All the data you need in one place

- Find "hot" un-vectorized or "under vectorized" loops.
- Convince the compiler to vectorize

Recommendations – How do I fix it?

Correctness via dependency analysis


- Is it safe to vectorize?
- Data on specific variable causing the loop dependency

Memory Access Patterns analysis

Unit stride vs Non-unit stride access, Unaligned memory access, etc.



# Vector Advisor Survey: all in one place





### What Makes Vectorization Difficult?

- Non-contiguous memory access Potential to vectorize but may be inefficient
  - Non-unit strided access to arrays

```
for (i=0;i<N;i+=2) //Incrementing "i" by 2 is not unit-stride
```


Indirect reference in a loop

Data dependencies

```
for (i=0;i<N;i++)
A[i] = A[i-1]*C[i];
```


# Compiler diagnostics + Performance Data Find "hot" un-vectorized or "under vectorized"


loops
All of the information you require to vectorize available on one screen!



### Gives estimated expected gain!


Gain estimates – Gives recommendations and the gain you can expect by using a different vector instruction or rewriting the control flow of your program.





### **Vector Advisor:**

- All the data in one place
  - Intel Compiler 15.x reports Integration
- Deep dive analysis




## Convince the compiler to vectorize

#### Unvectorized loops / "under vectorized" loops


- Assumed dependencies
- Control structures preventing vectorization.
- Rewrite loops to vectorize


   remove conditions,
   breaks and returns and
   many other techniques.



# Deep source and assembly integration

All the data you need in one place







#### **Optimizing...**


### Recommendations – How do I fix it?

SIZE: 64B for Intel® Xeon Phi™, 32B for AVX1/2, 16B for SSE4.2 and below

#### Alignment optimization








#### Peel/remainder

- Typical vectorized loop consists of
  - Optional "peel" part
    - Needed to improve alignment
    - Scalar or slower vector
  - Main vector part
    - Fastest among the three.
  - "remainder" part
    - Due to trip\_count%VL != 0
    - Scalar or slower vector.
- Larger vector register means more iterations in peel/remainder
  - Align your data
  - Block to fight remainders



### Recommendations



End-user recommendations, performance penalties

Function Call Sites and Loops	Memory Analysis	ଡ	
■ U [loop at runBRawLoops.cx:118 in runBRawLoops]			
■ V [loop at runBRawLoops.cxx:82 in runBRawLoops]			
■ V [loop at runCRawLoops.cx;292 in runCRawLoops]			
■ V [loop at runBRawLoops.cx:55 in runBRawLoops]			
🗉 🔽 [loop at runOMPRawLoops.cx::648 in runOMPRawLoops\$omp		<u> </u>	
🗉 🔽 [loop at runOMPRawLoops.cx::679 in runOMPRawLoops\$omp			
■ 🔽 [loop at runOMPRawLoops.cxx:203 in runOMPRawLoops\$omp		<b>№</b> <u>1</u>	
■ 🔽 [loop at runOMPRawLoops.cx::187 in runOMPRawLoops\$omp			
□ V [loop at runOMPRawLoops.cxx:173 in runOMPRawLoops\$o		<u> </u>	1 2
🗉 🔽 [loop at runOMPRawLoops.cxx:139 in runOMPRawLoops\$omp		<b>₩</b> <u>1</u>	
■ 🔽 [loop at runOMPRawLoops.cx::86 in runOMPRawLoops\$omp\$		<u> </u>	ఫ్తు 8
■ V [loop at runCRawLoops.c∞:713 in runCRawLoops]		<b>№</b> <u>1</u>	
⊞ [loop at runOMPForallLambdaLoops.cxx:126 in forall]			
■ V [loop at runBForallLambdaLoops.cx:112 in forall]			
■ 🔽 [loop at complex:617 in runOMPForallLambdaLoops\$omp\$par		@ <u>1</u>	
■ V [loop at runCRawLoops.cx:1019 in runCRawLoops]			

#### Issue: Peeled/Remainder loop(s) present

All or some source loop iterations are not executing in the kernel loop. Improve performance by moving source loop iterations from peeled/remainder loops to the kernel loop. Read more at <u>Vector Essentials</u>, <u>Utilizing Full Vectors...</u>

#### Recommendation: Align memory access

Projected maximum performance gain: High Projection confidence: Medium

The compiler created a peeled loop because one of the memory accesses in the source loop does not start at a data boundary. Align the memory access and tell the compiler your memory access is aligned. This example aligns memory using a 32-byte boundary:

```
float *array;
array = (float *)_mm_malloc(ARRAY_SIZE*sizeof(float), 32);

// Somewhere else
__assume_aligned(array, 32);

// Use array in loop
__mm_free(array);
```


Alternative: Declare a static aligned array using \_\_declspec(align(32,0)) float array[ARRAY\_SIZE]; and use \_\_assume\_aligned(array, 32); before your loop.


Recommendation: Use a smaller vector length



### Correctness – Is It Safe to Vectorize?

Loop-carried dependencies analysis





Got recommendations to enforce vectorization of the loop:

- Mark-up the loop and check for the presence of REAL dependencies
- 2. Explore dependencies in more details with code snippets

Are there dependencies in your loop preventing vectorization?


(if you force the compiler to vectorize this could generate incorrect code)

#### Optimizing...

# Memory Access Patterns – Data Layout Is Key







Non-unit-stride: a[2\*i], c[i].x, a[i][j], a[i][0] F90 Arrays in most cases if not "contiguous"

21



Gather/scatter: j = b[i]; a[j], a[b.x[i]]p = a[i]; \*p - Intel® IMCI: especially slow A[B[i+2]] A[B[i]] A[B[i+1]]


- Private good
  - Almost no alignment requirements
  - Any addressing if...
    - Not depend on vectorizable loop index
- Unit-Stride
  - Good with one exception.
  - Subject to vector alignment
  - Out-of-order cores won't store-forward masked (unit-stride) store.
  - On Intel® Xeon Phi™ correctness prevents efficient implementation of masked (unit-stride) store
- Strided, Gather/Scatter is less efficient
  - Perf varies on micro-arch and the actual index patterns.
  - Big latency is exposed if you have these on the critical path
  - Better if done at outer loop level if loop nest is vectorized





Memory Access pattern analysis

Mark-up loops for deeper analysis...



/\* compute new Al \*/



Site Name

loop\_site\_6

loop site 7

loop\_site\_8

P59

49

50

51

52

53

5135

5136

5137

5138

5139

₱ P63 ②

P62

loop site 10 s123

Memory Access Patterns

D Stride T

Site Function

Type

if ( First != Last)

Non-unit stride

return ( Found):

s114

s118

Site Info

loopstl.cpp:394

loopstl.cpp:574

loopstl.cpp:814

Misaligned access xfunctional:51

return ( Left \* Right): <

Non-unit stride algorithm:5137

Found = First;

for (; ++ First != Last;

xdunctional:51

Loop-Carried Dependencies

ONo information available

No information available

No information available

No information available

Stride is 2

Innerthan 070 Alla information a citable

\_Ty operator()(const \_Tys \_Left, const \_Tys Right) const

Source

// apply operator\* to operands

if ( DEBUG LT(\* Found, \* First))

algorithm:5180

Strides Distribution

Alignment

Access to unaligned memory

Modules

lcd\_con.exe

1cd coxi.exe

Icd\_coxi.exe 4; 4; 4; 4

Access Pattern

Mixed strides

Mored strides

Mixed strides

Unit stride vs non-unit

stride accesses

### **Vectorization Advisor**

Providing the data you need for high impact vectorization

Compiler diagnostics + Performance Data = All the data you need in one place

- Find "hot" un-vectorized or "under vectorized" loops.
- Convince the compiler to vectorize

Recommendations – How do I fix it?

#### Correctness via dependency analysis


- Is it safe to vectorize?
- Data on specific variable causing the loop dependency

#### Memory Access Patterns analysis

• Unit stride vs Non-unit stride access, Unaligned memory access, etc.

## Summary: Vector Advisor Alpha

### 4 Analysis Features for Efficient Vectorization



# Intel® Advisor XE is part of Intel® Parallel Studio

XE

Intel® Parallel Studio XE 2015 Composer Edition



Intel® Parallel Studio XE 2015 Professional Edition



Intel® Parallel Studio XE 2015
Cluster Edition



Intel® C++ Compiler

Intel® Fortran Compiler

Intel® Threading Building Blocks

Intel® Integrated Performance Primitives

Intel® Math Kernel Library

Intel® Cilk™ Plus

Intel® OpenMP\*

Intel® C++ Compiler

Intel® Fortran Compiler

Intel® Threading Building Blocks

Intel® Integrated Performance Primitives

Intel® Math Kernel Library

Intel® Cilk™ Plus

Intel® OpenMP\*

Intel® C++ Compiler

Intel® Fortran Compiler

Intel® Threading Building Blocks

Intel® Integrated Performance Primitives

Intel® Math Kernel Library

Intel® Cilk™ Plus

Intel® OpenMP\*

Intel® Advisor XE

Intel® Inspector XE

Intel® VTune™ Amplifier XE

Intel® Advisor XE

Intel® Inspector XE

Intel® VTune™ Amplifier XE

Intel® MPI Library

Intel® Trace Analyzer and Collector

For more information: http://intel.ly/perf-tools

### Join the beta!

Intel® Advisor XE – Vectorization Advisor

Send e-mail to <u>vector\_advisor@intel.com</u> to participate in the Vectorization Advisor beta.

Limited alpha access is available now under NDA

Public beta is coming late Q1 or Q2 2015

Sign-up now and we will contact you when we have more details.



# Legal Disclaimer & Optimization Notice

INFORMATION IN THIS DOCUMENT IS PROVIDED "AS IS". NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. INTEL ASSUMES NO LIABILITY WHATSOEVER AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO THIS INFORMATION INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

Software and workloads used in performance tests may have been optimized for performance only on Intel microprocessors. Performance tests, such as SYSmark and MobileMark, are measured using specific computer systems, components, software, operations and functions. Any change to any of those factors may cause the results to vary. You should consult other information and performance tests to assist you in fully evaluating your contemplated purchases, including the performance of that product when combined with other products.

Copyright © 2014, Intel Corporation. All rights reserved. Intel, Pentium, Xeon, Xeon Phi, Core, VTune, Cilk, and the Intel logo are trademarks of Intel Corporation in the U.S. and other countries.

#### **Optimization Notice**

Intel's compilers may or may not optimize to the same degree for non-Intel microprocessors for optimizations that are not unique to Intel microprocessors. These optimizations include SSE2, SSE3, and SSSE3 instruction sets and other optimizations. Intel does not guarantee the availability, functionality, or effectiveness of any optimization on microprocessors not manufactured by Intel. Microprocessor-dependent optimizations in this product are intended for use with Intel microprocessors. Certain optimizations not specific to Intel microprocessors. Please refer to the applicable product User and Reference Guides for more information regarding the specific instruction sets covered by this notice.

Notice revision #20110804